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Traditionally, the main targets of classical floorplanners are the overall 
floorplan area as well as the interconnect among the modules. Most of them try 
to compact all the modules to the bottom-left corner and adjust the dimensions 
of them to minimize the area and the total wirelength using a linear cost 
function. However, in reality, modern VLSI design is performed with a fixed-
outline constraint, which makes the floorplanners to take longer time to find 
a solution to fit with the required bounding box. Although imposing a simple 
linear factor to the cost function can still direct the floorplanners to generate 
a floorplan meeting the fixed boundaries requirement, nevertheless, in fact, 
the floorplanners spent most of the time on exploring the packings that can 
never satisfy the fixed-outline constraints. The growing complexity of VLSI 
circuits makes the situation even worse. The number of modules in modern 
circuits keeps rising in order to accomodate the increase of functionalities of 
the chips, which makes the simulated-annealing based floorplanners harder to 
find a solution and more time is needed to obtain the solution we wanted. 
In this thesis, a predictive rating scheme is proposed to evaluate the feasi-
bility of a certain packing during the floorplanning process with fixed outline 
limitation. This rating provides a better estimation on the floorplan being 
considered to evaluate whether it is worth to be kept or not for further search-
ing. This would help the fioorplanner in finding a feasible solution fitting the 
fixed-outline. Experimental results show that this rating scheme can generally 
help increasing the successful rate in floorplan searching and the improvement 
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In modern design of very large scale 'mt eg ration (VLSI) circuits, the IC becomes 
more and more powerful and the circuit size and complexity are both increasing 
rapidly. In order to handle the growing demand, functional units are usually 
designed as standardized blocks such that they can be reused in different ICs 
easily without the need of redesigning. After the modules are selected, we need 
to place the modules in a way that can optimize the circuit performance as well 
as reduce the production cost, and this leads to one of the major physical design 
problems in VLSI circuits manufacturing - the floorplanmng design. In this 
step, we need to decide the positions and the dimensions of the chosen circuit 
modules within their constraints, e.g. area, aspect ratio bound, etc., such 
that the overall circuit performance is optimized. Area ininimizalion was the 
most important objective before in floorplanriing while the total interconnect 
becomes the major optimization goal in modern circuit design. Other factors， 
like thermal issues, routability, etc., are also considered in floorplaii evaluation 
today depends on the user requirements. 
Traditionally, the classical fioorplanners take a set of blocks and a iietlist 
representing the connection among the blocks as inputs. Each block is pro-
vided with the area required as well as the upi)ei. and lower bounds of its aspect 
1 
ratio. According to the input values, the floorplaiiiiers will then try to gener-
ate an overlap-free floorplaii, i.e. the solution, such that the cost is minimized 
according to various requirements. The floorplan will specify the block shapes 
together with the location of the blocks. Various different floorplan represen-
tations have been proposed before, such as the sequence pair representation 
19], b*-tree [15], 0 - t ree [9], TCG [16], TBS [26] etc. Most of the floorplan-
ners make use of one of these representations and use simulated annealing to 
perform the optimization, and usually a linear function consisting of the area 
and wirelength of the evaluating floorplan is used as the fitness function in the 
SA process. 
Nevertheless, Kahng [11] has pointed out that the modern VLSI design 
is done based on a fixed-outline floorplan, rather a variable-die as assumed 
in classical floorplanners. During the chip synthesis process, floorplanning is 
usually carried out after the die size and package have been fixed. With only 
area and interconnect minimizations, the resulting floorplan generated by the 
classical floorplanners may be useless eventually since it cannot guarantee the 
results to be fit within the fixed-outline constraints. Fig. 1.1 illustrates an 
example which minimum area is not always useful in fixed-outline floorplan-
ning. Although floorplan (i)’s area is relative smaller (15 units comparing 
to floorplan (ii)'s 16.01), this cannot satisfy the fixed-outline requirement of 
2.75 X 7.75, which is denoted by the dotted line in the figure. A tradition 
floorplanner cannot generate floorplan (ii), since its cost function will simply 
push it to find a solution with minimum area and wirelength, rather than a 
solution that can fit into the fixed boundaries. In order to force the solution 
to fall within the fixed boundaries, the most common way is to add an extra 
factor into the fitness function to impose a penalty for boundary violations 
1, 7]. However, this is relatively inefficient as the area and wirelength factors 
may override the fixed-outline penalty, which would lead the floorplanner to 
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Figure 1.1: Example of fixed-outline floorplanning 
provide an infeasible solution. Moreover, a large portion of the computational 
power would be used on those packings that are in fact impossible to generate 
a feasible solution. This also results in a decrease in the successful rate of 
feasible floorplan generation. 
In reality, with the fixed outline constraint, there exists a number of pack-
ings that are actually worth little for exploration. In this thesis, we propose a 
predictive rating scheme that can evaluate the feasibility of a certain packing 
during the fitness evaluation. All the blocks would be fixed at square shape 
3 
during this evaluation step and three factors will be taken into accounts to 
calculate the feasibility rating: the dimension, the area and the aspect ratio 
of the square-shaped floorplan. The feasibility rating will then be used by the 
floorplanners to help speeding up the process by providing a better estima-
tion on the possible feasibility of the floorplan being evaluated. Experimental 
results show tha t our rating can acheive up to 98% accuracy to determine 
whether a certain packing is feasible in smaller circuit. Improvement in run-
time can also be achieved in larger circuits when performing the fixed-outline 
floorplanning and it shows that our floorplanrier works better in situation that 
the fixed-outline has a high aspect ratio. 
In the following sections, we will first discuss about some previous works on 
fixed-outline floorplanning in Chapter 11. We will also have a brief discussion 
on sequence pair [19], the floorplan representation we used in this research, in 
Chapter III. The background and details of predictive rating scheme will be 
explained in Chapter IV and the thesis will end with a conclusion in Chapter 
V. 
• End of chapter. 
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Chapter 2 
Literature Review on 
Fixed-outline Floorplanning 
This chapter gives a brief overview on fixed-outline floorplanning. We will 
introduce the basic ideas in general floorplanning problem at the beginning and 
some proposed methods for handling the fixed-outline floorplanning problem 
will be discussed in the later part of this chapter. 
2.1 General Floorplanning 
Floorplanning is one of the major procedures in the design of VLSI circuits. 
In general floorplanning, we are given a set of modules with their area and 
aspect ratio bound and a list of interconnection among the modules as input, 
and the floorplanner's target is to determine a placement and the dimensions 
of the modules subject to different objectives, which include, but not limited 
to, the following items: 
• The area of the floorplan, as the smaller the area, the lower the expect 
cost of production. 
• The total wirelength among the modules, which is directly related to the 
overall performance of the resulting chip. 
5 
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• Other factors affecting the performance of the chip, such as routability, 
delay, etc. [6: 
• Heat dissipation, which will not only affect the performance but also the 
reliability and lifetime of the final product [4 . 
Recently, a number of algorithmic techniques have been used to handle the 
general floorplanning problem. In this section, we will introduce some proposed 
techniques and their pros and cons will also be discussed. 
2.1.1 Simulated Annealing 
Many floorplanners use simulated annealing (SA) as the core for searching 
solutions [8]. In fact, it is a computation tha t simulates a physical process, in 
which a material is first heated up to a certain temperature such tha t the atoms 
can move freely and then it is allowed to be cooled down slowly. The atoms 
are allowed to move freely at high temperature but the extent of movement 
will decrease continuously as the temperature drops until the positions of the 
atoms are fixed. At the end, the total energy of the whole system would be 
minimized if the cooling process is conducted very slowly. Kirkpatrick et al. 
12] applied the idea to combinatorial optimization and since then it became 
one of the most popular methods used in VLSI design automation. 
Fig. 2.1 shows the general flow of a simulated annealing process. The fol-
lowing lists the correspondence between the physical model and the simulated 
annealing computat ion flow: 
• The cost function cost{) corresponds to the internal energy of the system. 
We want to minimize the cost function during the optimization process, 
while in the physical model the target is to minimize the internal energy. 
• A new solution g is generated by slightly modifying a solution / . It cor-
responds to the atom movement when the material is cooling down in 
6 
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the physical model. The way to modify a solution is called annealing 
movement, which is problem and implementation specific tha t different 
problem and different implementation will have different annealing move-
ments to meet their requirements. 
• The tempera ture T controls the probability of replacing f with g and it 
will be decreased gradually accorxling to a user-defined annealing scheme. 
• The original solution f will compare with the newly generated solution 
g and f will be replaced by g if any one of the following criteria is met: 
1. AC < 0, which means tha t cost{g) < cost[f), i.e. solution g is better 
solution comparing to solution / . g will be accepted independent of 
the current temperature T. 
2. If AC > 0, which means tha t cost{g) > cost[/), f would be replaced 
A: AC* 
by g with a probability of e 一 " W h e n T is high, the worse solution 
g would have a higher probability to be accepted while it is more 
possible to keep the original f when T is low. This ensures that 
it will not fall into a local optima at the beginning while a good 
solution will not be discarded at the end. 
• Annealing scheme, or sometimes called annealing schedule, controls how 
fast the tempera ture is dropping. It is a user-dependent setting. A faster 
scheme will use smaller amount of runtime resulting in poorer solution 
quality, while a slower scheme will in general give a better solution with 
a longer runtime. 
The searching process will start at a very high temperature. At this level, the 
solution instance will have more "freedom" to change since a higher teinper-
ature ensures a higher probability to allow worse modifications. As the pro-
cess continues, the temperature will drop gradually according to the aiiiiealiiig 
7 
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Initialize temperature T 
V 
Set Tmin as the min imum temperature 
2 
Initialize f with a randomly generated 
solution 




Obtain a new solution g by slightly 
modifying f 
I 
AC = cost(g) - cost(f) 
Yes 
No 
Yes f — g 
No 
X I 
Update T with the new temperature ‘ 
Figure 2.1: General Flow of Simulated Annealing 
scheme. When the temperature drops, the probability of acceptance of worse 
changes will decrease accordingly, and the search will stop if the temperature 
reaches the minimum threshold value. 
Floorplanners using simulated annealing engine with different representa-
tions have been proposed in the past decades. In the following, we will intro-
duce three famous representations - normalized Polish expression [24], sequence 
pair [19] and corner block list [10 . 
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Figure 2.2: An example slicing floorplan 
Example - Normalized Polish Expression 
In this section we will introduce the classical normalized Polish expression used 
in slicing floorplan. 
Representation Detai ls The normalized Polish expression representation 
was proposed by D.F. Wong and C. L. Liu [24]. It was designed specifically 
for slicing floorplans. Fig. 2.2 shows an example of a slicing floorplan. A 
slicing floorplan is a floorplan tha t can be obtained by recursively cutt ing the 
rectangles either horizontally or vertically. 
A slicing floorplan can be represented using a slicing tree. A slicing tree 
is a binary tree tha t each internal node is labeled by either a * or a + , which 
corresponds to a vertical or a horizontal cut respectively, while each leaf node 
is labeled by a number between 1 and n corresponding to a module. A skewed 
slicing tree is a slicing tree in which no node and its right son has the same 
label in *,+. 
For a sequence a ia2as . . . a2n- i consisting of elements {1, ‘ 2 , + } with 
9 
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length 2n-l to be a normalized Polish expression, it needs to satisfy the fol-
lowing criteria: 
• The number of { * , + } in the sequence is smaller than the number of 
{1, 2 , n } in the sequence 
• For any /c, 1 < /c < 2n - 1, the number of {1, 2 , n } is always greater 
than the number of {*, + } in the subsequence 
• There is no consecutive * and + in the sequence 
Wong proposed to use a normalized Polish expression of length 2n — 1 to 
represent a slicing floorplan with n blocks and the operators * and + represent 
a vertical cut and a horizontal cut respectively in the floorplan. For two blocks 
A and B, the meaning of the operators * and + are defined as follow: 
• A-h B means tha t block B is placed on top of block A 
• A^ B means tha t block B is placed to the right of block A 
The normalized Polish expression can be obtained through an inorder traversal 
of the skewed slicing tree and it has been shown that there exists a l - to- l 
correspondence between the set of all normalized Polish expression with 2n — 1 
elements and the set of all slicing structures with n modules. 
Fig. 2.3 shows an example of a slicing floorplan represented by the normal-
ized Polish expression 12 * 3 + 4*. Fig. 2.4 shows the equivalent skewed slicing 
tree for this floorplan. 
Floorplan Realization Realization of a floorplan from a normalized Polish 
expression can be divided into two sections. In the first section, every rectan-
gle's dimension will be computed. It can be done by performing a post-order 
traversal on the equivalent skewed slicing tree. If the parent node is a + node, 
we can calculate the dimension of the parent rectangle by adding the height 
10 









Figure 2.4: Equivalent skewed slicing tree for Fig. 2.3 
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of the two children nodes as the parent 's height and selecting the larger width 
from the two children as the parent 's width. Similarly, for a * node, the sum 
of the children's width and the max of the children's height will be chosen as 
the parent ' s width and height respectively. Fig. 2.5 shows how the fioorplan 
can be realized using the skewed slicing tree according to the dimensions of 
the modules. 
After evaluating the rectangles' dimensions, we will perform a pre-order 
traversal on the skewed slicing tree to calculate the bottom-left coordinates of 
the rectangles. At the beginning, the root node's x and y coordinates are set 
to 0. The nodes are then processed according to the order. If it is a left node, 
its X and y coordinates will be the same as its parent. Otherwise, it will be 
evaluated depending on whether its parent is a + node or a * node. Fig. 2.6 
shows an example of how the modules' coordinates can be calculated. In this 
example, node 2 is a right node of its parent * node and it means that it is 
located on the right of a certain block. Therefore, its y-coordinate will be the 
same as its parent node, while its x-coordinate will equal to the sum of the 
x-coordinate of its parent and the width of the module located on its left. For 
node 3, it is also a right node but its parent is a + node, which means that 
it is located on top of another rectangle. Hence, its x-coordinate will be the 
same as its parent node while its y-coordinate will be calculated as the sum 
of the y-coordinate of its parent and the height of the rectangle at its bottom. 
Fig. 2.6 will show how the calculation will be done in detail. 
To find the best shape for the modules more efficiently, Wong [24] proposed 
the shape curve computat ion method, which can compute the minimal size of 
overall fioorplan as well as find the optimal dimensions for each block in the 
given normalized Polish expression. 
For each module i, it will be represented by a shape curve tha t corresponds 
to the shape constraints of the module. Fig. 2.7 shows an example shape 
12 
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• 
(4+2, max(2,4)) = (6, 4) 
+ 4 
(max(3,4), 3+1) = (4, 4) (2,2) 
* 3 
(1+2, max(2,3)) = (3, 3) (4,1) 
1 2 
(1,2) (2,3) 
Figure 2.5: An example showing how to compute the dimension of the floorplan 
from a normalized Polish expression. The diiriensioris are expressed in the form of 
(width, height). 
curve. Each point in the shaded region corresponds to a rectangle tha t can fit 
the module and the x and y coordinates correspond to the width and height 
of the module respectively. 
For two blocks A and B, the size of the macro block A B and A ^ B 
can be computed by adding up the shape curves of A and B vertically and 
horizontally. Fig. 2.8 shows how the shape curves are added for these two 
cases. To compute the floorplan area, we only need to compute the shape 
curves of the parent nodes using evaluated child nodes until the root node 
is reached and the optimal floorplan is represented by the point on the root 
node's shape curve with the minimum product of the x and y values, i.e. the 
minimum area. Once the optimal floorplan is determined, the dinieiisions of 
the modules can be evaluated recursively using all the shape curves computed. 
13 
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* 
Dim = ( 6 , 4 ) 
Coo rd = (0, 0) 
+ 4 
Dim = ( 4 , 4 ) D im =(2, 2) 
Coo rd = (0, 0) Coo rd = (0 + 4, 0) 
= ( 4 , 0 ) 
* 3 
Dim = (3, 3) Dim = ( 4 ’ 1 ) 
Coord = (0, 0) Coord = (0, 0 + 3) 
= ( 0 , 3) 
1 2 
Dim = ( 1 , 2 ) D im = ( 2 , 3 ) 
C o o r d = (0, 0) Coord = ( 0 + 1 , 0 ) 
= ( 1 , 0 ) 
Figure 2.6: An example showing how to calculate the modules' coordinates after 
computing the floorplan dimension. The coordinates (coord) are expressed in the 
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Figure 2.7: An example shape curve 
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Figure 2.8: Sample shape curve computation for A + B (Left) and A ^ B (Right) 
Annealing Movements Simulated annealing is used to look for different nor-
malized Polish expression to find the best solution. Three kinds of moves are 
available to perform in each iteration of the annealing process. 
1. Swap two modules in the normalized Polish expression 
2. Complement a sequence of operators, i.e. changing the sequence from 
* + * + *... to + * + * +. . . and vice versa 
3. Interchange two adjacent module and operator 
Example - Sequence Pair Representation 
In this section we will have a review on the classical sequence pair representa-
tion. 
Representation Details The sequence pair (SP) representation for classical 
floorplans was proposed by H. Murata et. al. [19]. At tha t time, the most 
commonly used floorplan representation is normalized Polish expression [24], 
which can only represent slicing floorplans. The sequence pair representation 
provided an efficient way to represent general non-slicing floorplans. 
15 
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In sequence pair representation, it consists of two orderings of the n blocks, 
which represent the geometric relationship between each pair of blocks inside 
the layout. As the block are non-overlapping, two blocks, block A and block 
B, must have one of the following relationships. 
1. Block A is located on the left of block B. 
2. Block A is located on the right of block B. 
3. Block A is above block B. 
4. Block A is below block B. 
In sequence pair, it uses the following pat tern to represent the four rela-
tionships shown above. 
1. < ... , A J.. ” B 5 • •. 〉，< . . . , A , B , . . . > if block A is located on the left of 
block B. 
2. < ..., B,..., A,...〉，< ...，B,A , . . . > if block B is located on the left of 
block A. 
3. < A,..., B,... >, < ...’ B,..., A,... > if block A is above block B. 
4 . < ‘..， B , … ， ？ • • • 
〉，< ...,及…，B,... > if block A is below block B. 
In the two sequences, every two blocks will be related in either the hori-
zontal or vertical direction. The sequence pair encodes the relative position 
among the blocks and during the floorplan realization step, the blocks will 
usually be compacted with respect to a certain reference to minimize the total 
chip area. In general, the blocks would be lower-left compacted. 
Fig. 2.9 shows an example of a non-slicing floorplan represented by the 
sequence pair < dacb,abdc�. It is possible for a certain block pacement 
represented by multiple sequence pairs. Fig. 2.10 shows an example of a 
16 





Figure 2.9: An example non-slicing floorplan 
floorplan which can be represented by two sequence pairs - < dacb, abdc > and 
< dacb, adbc〉，in which the former one encodes block b and block (1 as vertical 
relationship while the latter one relates them in the horizontal direction. 
Floorplan Realization To realize a floorplan from a sequence pair, Murata 
19] proposed a method involving the construction of two contraint graphs -
the vertical (GV) and horizontal (G'//) constraint graph. Each block will have 
a corresponding node in each graph. Each node will have a node weight, which 
in Gv represents the height of the block while in Gh represents the width of 
it. Two nodes, the “source" and "sink" nodes are added to each graph with 
zero weight. For each pair of block A and B, an edge will be built according 
to the following. 
1. An edge is added from to B in C// if < A,..., B,... >, < ..., A,B’... > 
is found in the sequence pair. 
2. An edge is added from B to A in Gh if < B , A , . . . >, < ..., > 
is found in the sequence pair. 
17 





Figure 2.10: A floorplan example that can be represented by multiple sequence pairs 
3. An edge is added from A to B in Gy if < ..., A , B , . . . 〉，< ..” B,…’ Ay … > 
is found in the sequence pair. 
4. An edge is added from B to A in Gy if < B,..., A,... 〉，< A . , B , . . . � 
is found in the sequence pair. 
Moreover, in each graph, if a node C does not have any outgoing edge, an 
edge will be inserted in the corresponding graph from node C to the sink 
node. Similarly, if a node D does not have any incoming edge, an edge will be 
inserted from source node to node D. 
The x-coordiate and y-coordinate of a block E can be determined by finding 
the longest pa th length between the source node and the node E in G h and 
Gy respectively. The width and height of the overall floorplan can also be 
calculated in similar way, i.e., evaluating the longest path length from the 
source to the sink node in Gh and Gy-
The complexity for floorplan realization is 0{n^) for n blocks, as it is pro-
portional to the number of edges in both graphs. Faster algorithms have been 
proposed, such as an 0{n\ogn) algorithm proposed in [22] and an improved 
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0{7i log log 71) algorithm proposed by [23]. However, actual runtime of the 
(9(71 log log n) algorithm is longer in practice because of the larger constant. 
Annealing Movements Simulated annealing is used to look for different se-
quence pairs to find the best solution. Three kinds of moves are available to 
perform in each iteration of the annealing process. 
1. Interchange two blocks in the first sequence 
2. Interchange two blocks in both the first and second sequence 
3. Change the aspect ratio of a certain block 
Example - Corner Block List 
Besides the slicing and non-slicing floorplan, a new class of floorplan called 
mosaic floorplan has been proposed by Hong et. al. [lOj. A floorplan is 
classified as a mosaic floorplan if it has the following property： 
1. There is no empty rooms in the floorplan, i.e. each room is occupied by 
one and only one block. 
2. The topology is defined to be equivalent before and after the shifting of 
a non-crossing segment of the T-junction. 
3. Two distinct T-junctions does not meet at the same point. If this de-
generate situation happens, the two T-junctions are separated by a small 
distance. 
Fig. 2.11 shows examples of a mosaic floorplan and a non-mosaic floorplan. 
Please note tha t the set of slicing floorplan is covered by the set of mosaic 
floorplan. 
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Figure 2.11: An example mosaic floorplan (left) and non-mosaic floorplan (right) 
Representat ion Detai ls The corner block list is built based on the recursive 
corner block deletion. A corner block is defined based on the two constraint 
graphs - the horizontal and vertical constraint graph, in which a node corre-
sponds to a segment which slice the space in the corresponding direction and 
an edges represents a room for module placement. Fig. 2.12 shows an example 
floorplan we consider and a pair of corresponding constraint graphs. The cor-
ner block is defined as the block tha t its two corresponding edges in both the 
horizontal and vertical constraint graphs points to the east and north nodes 
respectively. In the example of Fig. 2.12, block D is the corner block. 
To perform the corner block deletion, we need to determine how it is ori-
ented. It is identified by the bottom-left corner of the corner block. There are 
two kinds of orientations only: 
• If the T-junction there is rotated by 90 degrees counterclockwise, it is 
considered to be vertically oriented and is denoted by 0. 
• If the T-junction there is rotated by 180 degrees counterclockwise, it is 
considered to be horizontally oriented and is denoted by 1. 
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Figure 2.12: The example mosaic floorplan and its constraint graphs 
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Figure 2.13: The mosaic floorplan and its constraint graphs after deleting block D 
from Fig. 2.12 
To delete a corner block, if it is horizontally oriented, its left segment is shifted 
to the right boundary of the chip, otherwise, its bot tom segment is shifted to 
the top boundary. At the same time, the corresponding edge in the constraint 
graphs will be deleted and the node corresponding to the corner block will be 
merged to the east (north) node if the block is horizontally (vertically) oriented. 
Fig. 2.13 shows the floorplan and the constraint graphs after deleting block D 
from the floorplan in Fig. 2.12. 
The corner block list is constructed through recursive corner block deletion. 
In each deletion, the block name, corner block orientation and the riumber of 
uncovered T-junctions are recorded. The uncovered T-junction means the 
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T-junct ion a t tached to the shifting segment during the deletion, and each T-
junction is marked by a "1" and each string of "T's is ended by “0” to separate 
it with the other lists of ones. These three recorded da ta form a three tuple 
(S, L, T) corner block list, in which S corresponds to the block names, L 
records the orientation of the corresponding corner blocks in S and T marks 
the number of uncovered T-junctions. For example, for the floorplan in Fig. 
2.12, its corner block list is S 二 �bead), L = (10101), T - (01001010). Note 
tha t the last block's orientation and its T-junction information will not be 
recorded as it does not mat te r at all. 
Floorplan Realization To realize the floorplan from a three tuple corner (S, 
L, T) block list, we need to do the following steps: 
1. Initialize the floorplan with block S[1 
2. For i 二 2 to n, insert block S[i] with an orientation L[i] and cover tlie 
T-junctions according to the information in list T. 
Annealing Movements Six different moves were available in each iteration 
of the annealing process. 
1. Exchange the order of the blocks in S 
2. C : a position in L and change “1” to “()” or “()” to “1” 
3. C ^e a position in T and change "1" to "0" or “•” to “1” 
4. Rotate a module for 90°, 180° or 270° 
5. Reflect the modules in both horizontal and vertical orientations 
6. Change the aspect ratio of a certain block 
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2.1.2 Genetic Algorithm 
Besides simulated annealing, different searching methods have been used for 
solving the floorplanning problem. Genetic algorithm (GA) is another search-
ing method used by some researchers. It is a computat ional simulation of the 
evolution of organisms in which a population of candidates solutions evolves 
towards bet ter solutions through successive generations. In general, it consists 
of the following components: 
1. A population of candidate solutions. Most of the time, they are gener-
ated randomly and will be evolved based on a pre-defined reproduction 
processes to obtain bet ter solutions. 
2. A fitness function, which is used to evaluate how good a candidate is. 
3. Genetic operators, which are used to vary the candidates to form new 
offsprings to proceed towards the optimal. At the same time, however, 
these operators should be specifically designed such tha t the genetic di-
versity is maintained at the same time so as to avoid local optima. There 
are two common types of genetic operators: 
• Mutation operator, which allows one candidate to muta te and form 
a new offspring. 
• Crossover operator, which involves splitting of two candidates into 
pieces and mixing the pieces to form two new children. 
4. Termination criteria, which states when the searching process should 
stop. 
A number of floorplanner using genetic algorithm has been proposed pre-
viously, such as GFA [13], which is developed using the normalized Polish 
expression, and another GA-based floorplanner proposed by Nakata et. al. 
20], which uses sequence pair to deal with non-slicing flooiplans. 
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2.1.3 Mixed Integer Linear Programming 
Linear 'programming (LP) problems are commonly used to solve problems for 
different applications. In general, a linear programming problem consists of 
two parts: 
• A linear function in which we want to find its maximum or iniriimum 
value. 
ax I 十 bx2 + cxs + ... 
• A number of linear constraints in the form of 
AiXi + B1X2 + ...<!< 
Mixed integer linear programming (MILP) problem is an extension of the 
linear programming problems tha t some of the variables are required to be 
integers only. While LP problems can be solved in polynomial time, MILP 
problems are NP-hard in general. 
Sutanthavibul et. al. [21] has proposed to use MILP formulation to handle 
the floorplanning prblern. In their formulation, the objective function is a 
modified linear function consisting of the chip size and wirelength while the 
constraints will control the geometric relationships among the modules and 
prevent the solution from violating some critical features, e.g., overlapping of 
modules. Integer variables are used to control the orientations of the modules 
as well as the geometric relationships. 
2.1.4 Geometric Programming 
Geometric 'programming (GP) problem is another mathematical optimization 
problem similar to LP. Its standard form consists of three parts: 
• A minimization objective function jo(x), which is a posynoinial, i.e. it 
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K 
is in the form of ^ C k x ' ^ ^ ^ x ' ^ ^ ^ w h e r e c > 0, arid K specifies 
k=i 
the number of terms. 
• A set of inequalities which are in the form of f办)< 1，where fi{x) are 
posynomials. 
• A set of equalities which are in the form of g^{x) 二 1, where gi{x) are 
monomials, i.e. gi(x) = where c > 0 and a^e'R. 
Moll et. al. [18] proposed to use GP to formulate a floorplanning prob-
lem. The minimization objective function used is the floorplan area, while 
constraints are used to handle the adjacency relationships among the blocks, 
set the best aspect ratio of the modules as well as maintain the non-overlapping 
property in the solution floorplan. 
In the paper, Moh has performed experiments on various cases consisting 
of 20 to 106 modules. Experimental results show that while it can generate 
a solution, the runt ime is relatively long and it needs around 10 minutes to 
generate a solution on a HP9000-735 workstation for circuits having more than 
100 blocks. 
2.1.5 Discussion 
Advantages of using Simulated Annealing 
Although different algorithms have been proposed to tackle the floorplanning 
problem, simulated annealing remains the major method used in common floor-
planners today. This can be at t r ibuted to the following factors. 
Easier to include different factors To include other factors like wirelength 
or routability, SA-based floorplanner can simply add those factors into the cost 
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function. For example, to include the thermal factor, we can add the tempera-
ture value calculated using a proper thermal model into the cost function and 
the floorplanner will then offer a solution with minimal cost value. 
For other methods like genetic algorithm, similar approach can be applied 
as it also involves using the cost function for evaluating a solution. However, 
for other methods like MILP or GP, we may not be able to add the factors 
into the cost function directly because there are constraints on the format 
of the objective function. For instance, in MILP formulation, we need to 
approximate the chip area and wirelength in the cost function in linear form, 
which is non-trivial. 
Lower memory requirement In simulated annealing, the memory require-
ment is relatively low as only one instance is stored while a number of instances 
are stored to form a population in genetic algorithm approach. In MILP or 
GP approach, additional memory is needed for the mathematical program. 
Disadvantages of using Simulated Annealing 
Although we have mentioned a number of strengths of simulated annealing 
above, in fact, there are a number of drawbacks using it, which can be described 
as follows: 
• No guarantee for optimality 
It is a stochastic searching algorithm, and it cannot guarantee tha t the 
best solution will be found. 
• Parameters tuning 
Simulated annealing involves a number of parameters, most notably in 
the cost function as well as the annealing schedule. Efforts are needed to 
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find the best parameters setting. This issue will not happen in the MILP 
and G P approaches. 
• Relatively Longer Runt ime 
Since simulated annealing is a searching-based algorithm, its runtime 
is usually longer than other methods like analytical approach, greedy 
approach, etc. 
2.2 Fixed-outline Floorplanning 
In this section, we will have a brief discussion on the motivation of the fixed-
outline floorplanning problem. Several different handling methods will also be 
introduced. 
2.2.1 Motivation 
Traditionally, fioorplanners t reats the chip area as unbounded and their objec-
tive is to find a fioorplan with the smallest chip area. However, as mentioned 
by Kahng in [11], VLSI design are mainly based on a fixed-die fioorplan rather 
than a variable die. During chip synthesis, the chip size usually has been cho-
sen before floorplanning is carried out, and it is totally different to what the 
traditional fioorplanners had assumed. 
The hierarchical design methodology in VLSI design also favors the use 
of fixed-outline floorplanning [11, 2, 5]. One of the examples is the design 
flow proposed by Adya and Markov [3], which involves grouping the modules 
into macros and apply floorplanning and placement in macro and modules 
level respectively. Experimental results shows that a 10% — 50% improvement 
in wirelength can be obtained in the solution generated. The proposed flow 
consists of the following steps: 
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Figure 2.14: An example hierarchical design flow - Blocks are grouped into fixed-
dimension macros and fixed-outline floorplanning is performed in each macro 
• Generate an initial placement using an arbitrary standard-cell placer 
• To eliminate the overlapping among macros, use a physical clustering 
algorithm to construct a fixed-outline floorplanning scenario 
• Use a fixed-outline floorplanner to generate the macros' locations 
• After fixing the macros location, use the standard-cell placer to place 
smaller modules 
Nevertheless, the fixed-outline floorplanning problem induces a big blow 
to classical floor planners. As most of them are simply trying to iniiiiniize the 
solution area, it is possible tha t the area-optimal solution is not a feasible solu-
tion to us due to the fixed-outline constraint. Therefore, classical floorplanners 
need to be modified since purely area minimization cannot drive the simulated 
annealing process towards the fixed boundaries. Two different ideas proposed 
by [1] and [7] will be discussed in the following. Two specifically designed 
methodology proposed by [14] and [17] for fixed-outline floorplanning will also 
be introduced. 
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2.2.2 Dimension Based Cost Function 
In order to drive the floorplaririer towards the fixed outline, new factor should 
be added to the cost function in order to fulfil the requirement. Adya and 
Markov [1] suggested the following two metrics: 
1. The sum of the excessive length and width of the floorplan 
2. The greater of the excessive length and width of the floorplan 
These two functions are defined as: 
maxiH - H f , 0) + max(W — W f , 0) (2.1) 
max{H - Hf,W - W f ) (2.2) 
where H and VK denote the height and width of the floorplan being evaluated 
and Hf and Wf denote the height and width of the fixed-outline. To make the 
flooplan solution fitting the fixed boundaries, these two functions are linearly 
added to the cost function of the floorplanner. These two functions are chosen 
since the fixed-outline constraint can be satisfied if and only if when each of 
these two functions returns a zero. 
For example, we consider the two examples shown in Fig. 2.15. For (i), the 
fixed penalty FP = max(b — 7.75, 0) + max [3 - 2.25, 0) + max (J) — 7.75, 3 -
2.25) = 0 + 0.75 + 0.75 - 1.5 . For (ii), FP 二 ma:r(7.55 - 7.75’ (J)+ "?a:r(:2.12— 
2.25, 0) + max-(7.55 — 7.75, 2.12 一 2.25) 二 (3 + 0 + 0 - 0 . It is clear that the 
penalty would favor (ii) rather than (i). 
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Figure 2.15: Example for Calculating Fixed-outline Penalty 
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2.2.3 Aspect Ratio Based Cost Function 
Besides the dimension-based factor, [7] proposed an aspect ratio based cost 
function for driving the floorplanner towards the fixed outline. The cost func-
tion ^ for a floorplan F is defined by the following function: 
= aA + p W ^ { l - a - p){R - R f f 
where A is the area of the floorplan being evaluated, W is the wirelength of 
the floorplan, R is the aspect ratio of the floorplan, Rf is the aspect ratio of 
the fixed-outline, and a and (5 are user-defined parameters. 
The term (1 — a — I3){R — R斤 corresponds to the aspect ratio penalty 
for driving towards the fixed-outline. The idea is tha t if the aspect ratio of 
the target floorplan is similar to tha t of the fixed-outline and the deadspace 
is smaller than the deadspace available in the fixed outline, it means tha t the 
target floorplan can fit into the fixed boundaries. 
As it is inefficient to modify the weights manually, the paper also suggested 
an adaptive method to control the a in the cost function according to the n 
most recent floorplans found to adjust the weights for the area and the aspect 
ratio penalty. The weight of the area term a is computed as the following 
equation: 
,/I 几feasible \ 
a = abase + 1 
n 
where n is the number of floorplans to look at, nfeasible is the number of feasible 
solutions found in the last n floorplans and c^ase is a user-defined value. The 
a value will vary accordingly such that the annealing process can be optimized 
in different temperature and a better solution can be generated. 
Consider the two examples shown in Fig. 2.15. For ( i ) , � R - R 斤 = 
(7.75/2.25 — 5/3)2 = (3,44 _ i.67)2 = 3.13. For (ii), (/? - Rf}'' - (7.75/2.25 — 
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7.55/2.12)2 = (3.44 — 3.56)2 二 q oi4. We can see tha t in this case the penalty 
factor will also favor (ii) over (i). 
2.2.4 Evolutionary Search 
Unlike the traditionally used simulated annealing framework, Lin et. al. [14 
suggested a new approach to work on the fixed-outline problem based on the 
Genetic Fioorplan Algorithm (GFA) proposed by [13]. The procedure starts 
by generating a set of Polish Expressions [24] to compose a population. The 
fitness of each floorplaii and sub-floorplan F is calculated by the following 
fitness function: 
fitness{F) 二 ——5氏化— 
where A执 is the area of block i and Ap corresponds to the area of the fioorplan. 
It calculates the amount of deadspace in a fioorplan. A threshold value Tg is 
used to identify a fioorplan. For a sub-floorplan F , if fitness{F) < Ts, it is 
considered as a good sub-floorplan. Tg would be increased with a small value 
A if the best child doesn' t improve for a certain period of time. 
Similar to other evolutionary search algorithms, crossover and mutation are 
defined for creating the next generation. The crossover process is specifically 
designed to handle the fixed outline problem. For the crossover between two 
Polish Expressions f \ and P2, it involves the following steps: 
1. Extract all good sub-floor plans from Pi, denoted as gsi , subject to the 
fixed-outline constraint. 
2. Extract all good sub-floorplans from P2, denoted as gs2, according to the 
fixed-outline constraint. No blocks in gs2 would appear in gsi . 
3. Form a good sub-floorplan pool GsP = gsi UgssUdgs, where dgs denotes 
the degenerated good sub-floorplan, i.e. the set of blocks tha t do not 
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appear in gsi U gs2. 
4. Enlarge the good sub-floorplans in GsP with the fixed-outline constraint 
as reference. It randomly merges two good sub-floorplans in GsP, either 
horizontally or vertically, and check whether the merged sub-floorplan 
can fit into the fixed boundaries. If it fits, the newly generated sub-
floorplan will be added to GsP and the two old good sub-floorplans will 
be removed. The fixed-outline requirement will be lifted if no rnergings 
can be done and the merging step will end if there exists only one floorplan 
F inside GsP. 
5. Evaluate the floorplan F using the fitness function. If it is less than or 
equal to one of the ancestors, it will replace the worst ancestors in the 
population. 
To improve the exploration space, the following three operations are avail-
able for mutat ion: 
1. Complement a random chosen operator in the Polish Expression, i.e. 
change * to + or vice versa. 
2. Exchange two sub-floorplans in the Polish Expression. 
3. Rotate a sub-floorplan in the Polish Expression. 
The whole procedure will continue until the best solution is not improved after 
a certain number of generations. 
Experiments in [14] are all performed using the ami49 circuit, which is a 
test case having 49 modules. Results in [14] show that while it can maintain 
a minimal of 90% successful rate in outlines with 15% whitespace and aspect 
ratio from 1 to 4 , on average it needs around 15 seconds for each trial run. 
The usage of this method is limited comparing to the previous two as genetic 
algorithm is not a popular algorithm in solving floorplanning problem due to 
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Figure 2.16: General flow of using instance augmentation for solving fixed-outline 
floorplanning 
its large memory requirement and runtime. The use of Polish Expression in 
the population also restricts its search space to slicing floorplans only. 
2.2.5 Instance Augmentation 
Liu et. al. [17] has also proposed an algorithm different to the general simu-
lated annealing based methods to address the fixed-outline constraint. It uses 
instance augmentat ion to handle the fixed-outline floorplanning problem, i.e. 
it s tar ts with a sub-floorplan and progressively works on larger one until the 
overall floorplan is reached in the process. Fig. 2.16 shows the general flow of 
this algorithm. 
The whole algorithm can be divided into the following key steps: 
1. Initialization 
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At the beginning, it will generate K subsets of the set of blocks M where 
Mk C Mk-1 C ... C M2 C Ml c Mo = M. All the modules are 
weighted by their areas. When generating the subsets, the {N — z)th 
heaviest weighted modules will be selected into subset M.,, where N is 
the total number of modules and 0 < z < /C, as larger modules would have 
less flexibility in floorplanning [25]. After initializing all these subsets, 
the current instance is set at / ( M ^ , C), where / ( M ^ , C) denotes the 
instance with a set of module M ^ and a set of constraints C. An initial 
solution S[Mk) of this instance is also generated randomly. 
2. Local Search 
In this step, it will try to obtain a feasible solution of the current in-
stance /(M^, C), where 0 < z < K . It begins with which is either 
generated in down-casting or up-casting, or randomly generated in ini-
tialization if it is the first run of this step. This process is a greedy local 
search and it uses the sequence pair representation for perturbations. It 
will end either S{Mi) is feasible or the process time reaches the threshold 
given by the user. If S{M^) is feasible, the solution would be returned if 
the current instance is /(M。，C). If not, the algorithm will move to down-
casting step to form an instance with more blocks to continue the search. 
If S{Mi) is not feasible, up-casting will be done to act as a back-tracking 
process. 
3. Down-casting 
This step will be carried out if the a feasible solution is found in the 
local search while the instance is not 7(A/o, C), i.e. the solution floor-
plan needed. It will generate 5(A/z-i) by the S{^[^) obtained in the local 
search by inserting module in (?77已'卜 1 — A人）into S(AU). Different po-
sitions and orientations of block m will be tried until either S{Mt- i ) is 
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feasible or the t ime reaches the limit. The whole algorithm will then refer 
to / ( M i _ i , C) for processing. 
4. Up-casting 
This process will be proceeded if S(M^) is irifeasible after the local search 
step. The up-casting process in fact is a back tracking procedure tha t 
tries to trace back to a previous solution S[M“]Y where 0 < j < K — i, 
according to the following rules: 
(a) If i = K, set j = 0 as it means the current instance is the smallest 
one. 
(b) Let UMi+k^i^i ) be a solution which is generated by removing the 
modules in M^ — M “ k from S[Mi). If i ^ K, j is set to 0 and it will 
be increased until either S[Mi+j) • or z + j = I � , i.e. 
the smallest subset is reached. 
The algorithm will then take / ( M 什 a s the current instance for fur-
ther processing. 
To ensure tha t the solution will fall within the fixed-outline, the algorithm 
uses the following function as the cost function: 
C 二 nuuiH — HF, 0)/HF + max{W — Wp, 0)/WF 
where H and W are the height and width of the floorplan, and Hp and Wf 
are the height and width of the fixed-outline. 
If the total t ime of down-casting and up-casting exceeds the user-defined 
threshold and no feasible solution is found, it is considered to be a failed 
a t tempt and the process would be terminated. 
Experiment results in [17] show that it has a 98-99% successful rate when 
running on circuits ami33 and ami49 with outline aspect ratio varying from 1 
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to 4 and with 4% whitespace. On average it takes around 5 to 6 seconds to 
execute once for circuit ami49 in a PC with a 2.4GHz Intel Celeron CPU. 
• End of chapter. 
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Chapter 3 
Predictive Rating with Fixed 
Outline Constraints 
In this chapter, we will introduce the predictive rating scheme we proposed to 
help solving the floorplanning problem with fixed-outline constraint. 
3.1 Introduction 
To handle the fixed-outline floorplanning problem, various methods have been 
proposed. Adding new factors to the cost function used in classical floorplan-
ners is the most straight forward method [1] [7]. Evolutionary search has also 
been proposed as a possible method to solve the fixed-outline floorplanning 
problem [14 . 
In this chapter, we proposed another possible factor to be considered in 
the cost function - the predictive rating for a packing. It can evaluate the 
feasibility of a certain packing during the fitness evaluation. All the blocks 
will be fixed at square shape during the evaluation and three factors would be 
taken into accounts: the dimension, the area and the aspect ratio of the square-
shaped floorplan. The feasibility rating can then be used in floorplanners to 
help speeding up the process by directing it away those in feasible packings. 
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Experimental results show tha t our rating can achieve up to 98% accuracy in 
the smaller circuits. It shows tha t the modified floorplanner works better for 
fixed-outlines with higher aspect ratio. 
We will discuss our motivation in Section 3.2. We will explain the details 
of our predictive rat ing scheme in Section 3.3 and we will describe the usage in 
floorplanner in Section 3.4. The experimental result will be shown in Section 
3.5 with a conclusion in Section 3.6. 
3.2 Motivat ion 
In a simulated annealing framework, the sample floorplan will be evaluated 
according to a fitness function to consider whether the instance should be ac-
cepted or rejected. This evaluation process requires the geometric relationships 
among the modules, as well as the widths and heights of the blocks, i.e., the 
dimensions, in order to evaluate the outline's width and height. In fixed-die 
floorplanning, some of the packings are infeasible no mat ter what the blocks' 
dimensions are and we should spend little time on them due to the fixed-outline 
constraint. We use two packings to illustrate the existence of infeasible pack-
ings in fixed-outline floorplanning. We generated randomly a million samples 
for each packing with different blocks' dimensions of the circuit ami33a. Fig. 
3.1 and Fig. 3.2 show the two scatter graphs of these two packings with the x-
axis and y-axis as the width and height of the resulting floorplan respectively. 
Each dot corresponds to a sample floorplan generated. Fig. 3.3 and Fig. 3.4 
are the square-shaped floorplan, i.e. floorplan with all blocks' aspect ratios 
set to 1，of packing example A and example B respectively, which show the 
geometric relationship among the blocks. 
If the fixed-outline constraint is 250 x 120 {W xH), we can say that packing 





100 - ‘ .. . 
gg I 1 i 1 1 1 1 
240 260 280 300 320 340 360 380 
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Figure 3.3: Square-shaped Floorplan of Packing Example A 
_ _ _ _ _ _ 
I i 爲 : ： V ” 鋼 ‘ 
• ^ • r V j ' / l ^ - ^ l ^ : ： ^ 丨 一 」 ’ 
^ _ _ , 丨碰科 I •丨丨ci 
^ 有 ， — . _ _ _ i i ^ l , 





90 1 1 1 1 1 1 1 
240 260 280 300 320 340 360 330 
Figure 3.5: Example A: It shows that this packing worths little to be looked at for 
the fixed-outline 250 x 120 
the shaded region marks the the fixed-outline we need. As we found that there 
is no "dot" inside the shaded region, i.e. feasible floorplans, it means that 
it is quite possible tha t we cannot generate any feasible floorplan using this 
packing during the searching process. 
If the same fixed-outline requirement is applied to example B, i.e. 250 x 120, 
from Fig. 3.6, we can see tha t this packing is more valuable to be looked at. 
We noticed tha t there are quite a number of "dots" inside the feasible region of 
the fixed outline, represented by the shaded region, which means that there are 
a number of possible block dimensions sets that fit this packing into the fixed 
outline. As simulated annealing is a stochastic algorithin, the more the "dots" 
inside the feasible region, the more possible the SA can generate a feasible 
floorplan and therefore, we should direct the process to look at the packings 
with higher possibility to satisfy the fixed boundaries constraint. 
These two examples show that some packings are in fact not valuable to be 
processed during the simulated annealing search. Hence, it will be worthwhile 
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Figure 3.6: Example B: It shows that this packing is a more valuable one for the 
fixed-outline 250 x 120 
to develop a method to estimate the possibility of a certain packing generating 
a feasible floorplan by changing the dimensions of the blocks and use this 
feasibility rat ing to direct the floorplanning process, which can result in a 
higher successful rate in solving the problem. To tackle this issue, we propose 
a predictive rating scheme that evaluates the feasibility of a certain packing 
to form a floorplan fitting the fixed boundaries constraint and we will explain 
the details in following sections. 
3.3 Predictive Rat ing Scheme 
In order to help directing the simulated annealing process to feasible packings 
arid reducing the time wasted in undesirable packings, we propose a predictive 
rating scheme to evaluate the feasibility of a certain packing instance. The rat-
ing will be evaluated based on a floorplan in which all the blocks are in square 
shape. Every packing will generate a value independent of the blocks' aspect 
ratio. Fig. 3.7 shows an example of a square-shaped floorplan consisting of ten 
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Figure 3.7: An example of a square-shaped floorplan consisting of ten blocks 
blocks. We can see tha t all the blocks are in square shape and the feasibility 
rating we computed will be independent of individual block's dimensions. 
To evaluate the rating, we propose including the following three terms: 
1. The dimensions, i.e. the width and height, of the square-shaped floorplan 
2. The area of the square-shaped floorplan 
3. The aspect ratio of the square-shaped floorplan 
We will explain how we compute the factors stated above and the reason 
for choosing them in our predictive rating system in the following. 
3.3.1 Area 
Area is an obvious factor in determining the feasibility of a packing. Excessive 
area means tha t a larger extent of reshaping is needed to fit the blocks into 
the fixed outline. A packing with a large deadspace area comparing to the 
fixed-outline area means that the probability for it to fit inside the boundaries 
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will be relatively low as the blocks' aspect ratio bounds will limit the extent 
of reshaping. We evaluate the area rating using the following formula: 
p = max(Q, — 
Df = {Af-A,)/At 
where As is the area of the square-shaped fioorplan, Af is the area of the fixed-
outline, Ak is the sum of the areas of all the blocks and Df is the deadspace 
of the fixed-outline over 
3.3.2 Dimensions 
This is another factor contributing towards the predictive rating. If the square-
shaped fioorplan exceeds the fixed-outline, the blocks lies along the critical 
pa th need to be reshaped in order to allow the blocks to be packed inside the 
boundaries. Therefore, we can expect tha t the more it exceeds the boundaries, 
the more difficult for the packing to find a feasible solution inside the fixed 
boundaries. We use the following formula to evaluate this category: 
PD = max(0 , 一 Wf)/Wf + 7nax(0,凡—Hf)/Hf 
where W^ and Hs are the width and height of the square-shaped fioorplan 
respectively while Wf and Hf are the corresponding width and height of the 
fixed-outline. We take the value -Wf and Hs - Hf as the diinension factor 
and they are divided by Wf and Hf for normalization. 
Comparing to the dimension factor, the area factor has a larger order of 
magnitude since it involves the multiplication of the width and height of the 
square-shaped fioorplan. However, we still need the dimension factor to be 
included, in additional to the area factor. Fig. 3.8 shows an example that 
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Figure 3.8: An example illustrates that the area factor may not work without the 
dimension rating 
illustrates the deficiency of the area rating in a certain fixed-outline. Although 
the floorplan (ii)'s area is smaller, (i) should be more favourable as its diiiien-
sion is closer to the fixed outline ( 2 x 8 , shown by the dotted line), which can 
only be reflected in the dimension factor. 
3.3.3 Aspect Ratio 
Aspect ratio is another factor tha t affects the feasibility of a certain packing. 
If the difference in aspect ratio between the square-shaped floorplan and the 
fixed-outline is huge, the packing will require a large amount of module re-
shaping in order to allow the blocks to fit into the boundaries. The aspect 
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ratio factor is evaluated using the following formula: 
‘ Rf , -Tj 
where Rs and Rf are the aspect ratio of the square-shaped floorplan and 
the fixed outline respectively. We take the normalized difference in aspect ratio 
between the square-shaped floorplan and the fixed boundaries. The reciprocal 
values, i.e. the second par t in the formula, is also evaluated such tha t a rotated 
or a flipped packing will still generate the same P ” 
3.3.4 Overall Equation for Predictive Rating 
The overall predictive rating will be evaluated based on these factors using the 
following equation: 
PR = aPA + hPo + cPr (3.1) 
where a, b and c are user-defined parameters that control the weights between 
the three factors. A user-defined value 6, which is related to the aspect ratio 
bounds of the blocks, is used to act as the threshold value to determine whether 
a packing is feasible. If PR < S, the packing is considered to be feasible. 
Otherwise, it is considered to be infeasible. Thus, a packing is considered to 
be feasible if 
aPA + bPo -f cPr < S (3.2) 
Experimental results show that choosing a = 0.1, b = 1, c = 0.2 and 6 二 1.0 
for equation 3.1 will work well for circuits with blocks' aspect ratio bounds 
from I to 3. 
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3.4 Integration into the Floorplanner 
In [IJ and [7], additional factor is used in the cost function to drive the floor-
planner to generate a fixed-outline-feasible solution, i.e. 
=aA^pW ^ ^FP{F) (3.3) 
where A is the area of the actual floorplan, W is the wirelength estimated, 
FP{F) is the fixed-outline penalty of the current floorplan, and a , 0 and 7 
are user-defined parameters. We used the cost function suggested in [1] for 
FP(F), i.e. 
FP{F) = max{H-丑,’ 0) + max{W — Wf, 0) + max(H -Hf,W- Wf) (3.4) 
We choose the dimension based penalty equation in [1] instead of the aspect 
ratio base equation in [7] due to its relatively superior performance in fixed-
outline floorplanning 1 . 
To make use of the predictive rating, we will modify the cost function as 
follow: 
= aA-h 0W + AfFP(F、+ o; x max(PR - J, 0) (3.5) 
where the additional PR corresponds to the predictive rating we proposed and 
cj is a user-defined value. aA + pVV corresponds to the traditional factor that 
minimizes the solution's area and wirelength while 7F P(F) - h u j m a x(P R 一 6, 0) 
is responsible for driving the solution to fit into the fixed-outline. 
U n our preliminary experiments, w e found that using the equation in [7] cannot generate a 
feasible solution even w e allowed it to use m o r e tlian triple of the runtime used by the m e t h o d in 
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Table 3.1: Benchmark Circuits 
Circuit Name No. of Blocks No. of Nets Total Block Area 
^ 10 n S 221679 
nlOO 100 885 179501 
n200 200 1585 175694 
ri300 300 1893 273170 
3.5 Experimental Results 
Extensive experiments have been done to justify the use of the predictive 
rating scheme as well as the efficiency of our modified floorplanner on fix-
outline floorplanning problem. Table 3.1 shows the details of the circuits in 
the GSRC benchmark used in the experiments. All the blocks will have aspect 
ratio bounds from | to 3. 
3.5.1 Accuracy of Predictive Rating 
To test the accuracy, we first generated 100,000 random packings for the nlO 
circuit in the GSRC floorplanning benchmark. We then perform floorplanning 
with module reshaping only for each of the random packings to test whether 
the packings are feasible given the fixed-outline constraint. The information 
of the packings' feasibility in the fixed-outline will be recorded and used to 
find the best settings for the equation (3.1). We have chosen five different 
fixed-outline for our experiments in this part and Table 3.2 shows the details 
of them. 
In equation (3.1), we need to determine four parameters - a, b’ c and 6. T() 
find the best values for these parameters, we set a, b, c, and 6 in the range [0, 1 
and in the forms of 0.1/c for integer k G [0’ 10]. All the different combinations 
of the values of a, b, c and 6 will then be tried for equation (3.1). For each 
combination, the predictive value is evaluated for each packing and the results 
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Table 3.2: Fixed-outlines for experiments in Accuracy Testing for Predictive Rating 
Dimension Deadspace Aspect Ratio 
{W X H) (%) {H/W) 
290 X 850 11.20% ^ 
350 X 700 10.52% 2.00 
470 X 520 10.25% 1.11 
490 X 540 19.36% 1.10 
510 X 565 29.99% 1.11 
will be compared with the results obtained from the random packings to see 
how accurate it is. The parameter set (a, 6, c, tha t gives the highest accuracy 
in all the fixed-outlines will be used in all the experiments below. We found 
tha t the best result is obtained when a 二 0.1，6 = 1, c = 0.2 and S = 1.0 
and the testing result is shown in Table 3.3. This setting will be used in the 
subsequent experiments. 
In Table 3.3, the accuracy is calculated as the percentage of correct pre-
dictions made by the predictive rating. The percentages of correct feasible 
and infeasible predictions made by the predictive rating is also shown in the 
table. Moreover, we list the positive predictive value, which is calculated as 
the percentage of actual feasible packings in the group of packings that are 
considered to be feasible by the predictive rating. Table 3.3 shows that the 
accuracy varies from 83% to as much as 98% with the positive predictive value 
stays within 61% to 94%. There is an interesting pat tern shown in the table 
tha t the accuracy increases as the aspect ratio of the fixed outline increases. 
It also shows tha t the deadspace does not affect much to the rating, mainly 
due to the normalization done during the predictive rating evaluation. 
To illustrate the necessity of using square-shaped blocks, we perform a 
similar set of experiments. In this set, the aspect ratios of the blocks are set to 
the same aspect ratio of the fixed outline. Again, we tried diliereiit parameter 
combinations to look for the best values for the parameters and we find that 
51 
3.5. EXPERIMENTAL RESULTS 
Table 3.3: Accuracy Testing for Predictive Rating on circuit nlO using square-shaped 
floorplan 
Dimension Feasible % Infeasible % Accuracy Positive Predictive Value 
(WxH) TO 
290 X 850 TWo 98.8% 98.01% 74.20% 
350 X 700 5.2% 94.8% 93.92% 69.25% 
470 X 520 11.9% 88.1% 85.43% 61.75% 
490 X 540 54.4% 45.6% 83.19% 85.03% 
510 X 565 84.3% 15.7% 91.79% 94.53% 
Average 90.47% — 76.95% 
the highest accuracy is obtained when a 二 0.1，6 = 1, c = 0.1 and d = 0.9. 
Table 3.4 shows the test result of this part and it shows tha t while the accuracy 
remains at a satisfactory value of � 8 0 % , the positive predictive value is found 
to be much lower than tha t of using square-shaped blocks. 
Although the results look promising, we can see tha t the predictive rat-
ing cannot guarantee a 100% accuracy and we can expect tha t there is some 
feasible packings missed while some infeasible instances will be classified incor-
rectly. It also seems than using square-shaped floorplan will provide a better 
result than setting the blocks with the same aspect ratio as the fixed-outline 
according to the experimental results. We will use Test One and Test Two in 
the following to justify whether the predictive rating is useful even with these 
discrepancies. 
3.5.2 Test One 
To evaluate the performance of our predictive rating, we perform fixed outline 
floorplanning for the larger circuits in the GSRC benchmark - nlOO, n200 
and nSOO. The fixed outlines would have 10% deadspace and fixed outlines 
of different aspect ratios were used. The annealing temperature is set at 1 x 
10® with a constant dropping rate of 0.95 and it will terminate when the 
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Table 3.4: Accuracy Testing for Predictive Rating on circuit nlO using floorplan 
with blocks' aspect ratio the same as the fixed outline 
Dimension Feasible % Infeasible % Accuracy Positive Predictive Value 
jWxH) W TO 
290 X 850 T M 98.4% 83.54% SAWo 
350 X 700 5.6% 94.4% 86.87% 34.06% 
470 X 520 11.0% 89.0% 86.57% 70.21% 
490 X 540 53.2% 46.8% 80.84% 89.23% 
510 X 565 84.2% 15.8% 88.25% 96.39% 
Average 85.21% 59.58% 
t empera ture reaches 1 x 10—丄。.50 trial runs have been conducted for each 
test case. In each trial run, we will run the simulated annealing once to pack 
the blocks into the fixed boundaries. If the final solution can fit into the fixed 
outline, this run is considered as successful. Otherwise, it is considered to be 
failed. Fig. 3.9 shows the flow of test one. All the experiments in this part are 
run in Fedora Core 6 in VMware in a Pentium 3.2GHz machine with 256MB 
RAM allocated to the VMware. 
Table 3.5 shows the results concerning the successful rate. The column 
"Traditional Floorplanner" corresponds to using the traditional sequence pair 
floorplanner with equation (3.3) as the cost function and equation (3.4) as 
the fixed-outline penalty function FP{F), while the column "Floorplanner 
with PR" corresponds to using the floorplanner with the predictive rating 
we proposed. Experimental result shows that in general the successful rate 
increases with the use of predictive rating. It is found tha t improvement is 
most obvious in larger circuits, and a fixed outline with higher aspect ratio 
will also favor the use of predictive rating. 
Table 3.6 compare the successful rate of different approaches used in the 
predictive rating. The column "With PR" corresponds to the predictive rating 
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Given: 
• A set of n blocks with their areas and 
aspect ratio bounds 
« A netlist 
• A fixed outline marking the chip size 
I 
Initialize the variables 
I 
I 
Perform Simulated Annealing to find the 
solution for the floorplanning problem with 
fixed-outline constraint 




Successful and return the floorplan F .1 A” 
solution 
Figure 3.9: The Flowchart of Test One 
Table 3.5: Test One - Successful Rate 
Circuit Dimension Aspect Rat io Tradit ional Floor planer Floorplanner with FR 
(W X H) {H/W) Succ Cases Succ % Succ Cases Succ % 
nlOO 445 X 445 T M 49 98.00 49 98.00 
315 X 625 1.98 35 70.00 38 76.00 
255 X 775 3.04 6 12.00 36.00 
n200 440 x 440 EOO ^ 78.00 46 9 2 . 0 0 ^ 
310 X 625 2.02 16 32.00 22 44.00 
255 X 760 2.98 0 ^ 2 4.00 
n300 550 x 550 O o ^！ 62.00 ^ 66.00 
390 X 770 1.97 1 2.00 3 6.00 
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Table 3.6: Test One - Successful Rate (Comparing with different approaches used 
in predictive rating) 
Circu i t Dimens ion T rad i t i ona l W i t h P R Out l ine Ac tua l D i m P a r q u e t [1] 
(W X H) ~ Succ % ~ ~ Succ I % Succ I % Succ I % ~ Succ I % 
~ n l O O 445 X 445 49 98.00 49 o M o 49 49 98.00 48 96.00 
315 X 625 35 70.00 38 76.00 28 56.00 29 58.00 0 0.00 
255 X 775 6 12.00 18 36.00 6 12.00 8 16.00 0 0.00 
“n2 0 0 440 x 440 39 78.00 46 92.00 ^ 64.00 M 58.00 ^ 74.00 
310 X 625 16 32.00 22 44.00 4 8.00 0 0.00 0 0.00 
255 X 760 0 0.00 2 4.00 0 0.00 0 0.00 0 0.00 
n300 550 x 550 62.00 ^ 6 6 ^ 0 M M ^ 58.00 
390 X 770 I 1 2.00 3 6.00 0 0.00 0 0.00 0 0.00 
method we proposed, i.e., floorplan with square-shaped blocks during the eval-
uation. The column "Outline" corresponds to the method in which all blocks' 
aspect ratios are set to tha t of the fixed-outline. The column "Actual Dim" 
corresponds to the method of using the actual floorplan dimension for the pre-
dictive rating. It means tha t the realized floorplan dimensions will be used 
directly for calculating the predictive rating. Experimental results show that 
using floorplan with square-shaped blocks in the predictive rating evaluation 
gives a higher successful ra te comparing with other approaches used. It can be 
illustrated by the fact tha t while the predictive rating we proposed can gen-
erate at least one feasible solution in each test case, the other two approaches 
have at least one test case in which no feasible instance can he obtained. 
We have also tried Parquet [1] on these test cases and the results are in-
cluded in Table 3.6. Default setting is used in Parquet and sequence pair is 
selected as the floorplan representation. Results show tha t it can only gener-
ate feasible packings in three cases only. In these three cases, we find that our 
modified floorplanner's successful rates are higher than that of Parquet. 
Table 3.7 shows the results on runtime. The column "T" shows the av-
erage runtime for one successful trial run. The "Exp T" is calculated as 
Time/Succ%. It is the expected time needed to generate a feasible floorplan 
using the corresponding approach. It shows that a 8-15% runtime overhead 
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is imposed for applying the predictive rating. It is believed to be normal as 
additional computa t ion is needed to compute the predictive rating. Most of 
the time, the additional runt ime can be compensated by the improvement in 
successful rate, which can be shown by the relatively smaller "Exp Time” for 
the floorplanner using predictive rating. Nevertheless, there are some cases in 
which the improvement in successful rate cannot compensate for the longer 
runtime. Most probably, it is because tha t the circuit is too small and the 
aspect ratio is too close to 1, which make the room for improvement not 
as large as those situations with more complicated circuits and more critical 
fixed-outline constraints. 
Table 3.7: Test One - Runtime 
Circuit Dimension Traditional Floorplaner Floorplanner with PR 
(W xH) ~ T Exp T 一 T Exp T 
nlOO 445 X 445 6.029 6.152 6.740 6.877 
315 X 625 5.925 8.464 6.650 8.750 
255 X 775 6.191 51.592 6.628 18.412 
n200 440 x 4 4 0 7 6 . 6 6 3 98.286 86.850 94.402 
310 X 625 76.300 238.438 86.572 196.754 
255 X 760 NA ^ 86.401 2160.035 
ri300 550 x 5 5 0 2 4 6 . 3 0 9 397.273 274.890 416.500 
390 X 770 359.026 17951.321 379.240 6320.662 
Table 3.8 compare the runtime of different fioorplanners used. Experimen-
tal results show tha t in most cases our method using fioorplan with square-
shaped blocks will perform better than that of using other configurations. 
Table 3.9 shows the average and best wirelength of the successful trials 
in each test case. It shows that the wirelength quality will not deteriorate 
if predictive rat ing is used in the cost function. The modified floorplanner 
provides a bet ter "best wirelength" in five and a better “average wirelengtli" 
in all of seven (excluding the one that the traditional floorplanner failed), 
which may be an indication that using predictive rating can even provide a 
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Table 3.8: Test One - Run t ime (Comparing with different approaches used in pre-
dictive rat ing) 
Circui t Dimens ion Trad i t iona l W i t h P R Out l ine Ac tua l Dim Pa rque t [1] 
jW X H) ~ T I E x p T T I E x p T~ T E x p T T I E x p ~ T I Exp T 
~ 4 4 5 X 445 6.029 6.152 6/740 6 l 7 7 7.626 7.823 5.890 ^T^TI 2 6 . 1 9 9 2 7 . 2 9 1 
315 X 625 5.925 8.464 6.650 8.750 7.985 14.259 5.775 9.956 N A N A 
255 x 775 6.191 51.592 6.628 18.412 8.361 69.674 5.826 36.411 N A N A 
~ n 2 0 0 440 x 440 76.663 98.286 86.850 94.402 90.539 141.47 88.674 152.89 214.75 290.20 
310 x 625 76.300 238.44 86.572 196.75 90.651 1133.1 N A N A N A N A 
255 X 760 N A N A 86.401 2160.0 N A N A N A N A N A N A 
550 X 550 2 4 6 . 3 1 3 9 7 . 2 7 2 7 4 . 8 9 4 1 6 . 5 0 4 0 6 . 4 9 7 0 0 . 8 4 2 4 1 . 8 4 3 6 6 . 4 2 7 6 0 . 0 5 1 3 1 0 . 4 
390 X 770 359.04 17951 379.24 6320.7 | N A | N A | N A | N A N A N A 
Table 3.9: Test One - Wirelength 
Circuit Dimension Tradit ional Floorplaner Fioorplanner with P R 
{W X H) Wirelength Wirelength Wirelength Wirelength 
(Avg) (Best) (Avg) (Best) 
nlOO 445 X 445 258914 246553 255891 240882 
315 X 625 267437 258595 264983 255029 
255 X 775 283858 278382 281577 271516 
n200 440 x 440 492516 482334 491224 471322 
310 X 625 500964 487074 498589 489737 
255 X 760 NA ^ 533041 527008 
n300 550 x 550 724041 696375 715701 698478 
390 X 770 727008 727008 713786 706954 
bet ter wirelength quality. It may be because using the predictive rating can 
provide a bet ter evaluation on the feasibility of the floorplan and improve the 
efficiency of the fioorplanner in minimizing the objective function. 
Overall, in this experiment, we find that our predictive rating works well. 
We also prefer the usage of this rating scheme in the cost function if the fixed-
outline constraint has a high aspect ratio. 
3.5.3 Test Two 
In order to test the effectiveness of the predictive rating scheme, we try to 
perform the floorplanning process in another way. Instead of just stopping the 
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Given: 
• A set of n blocks with their areas and 
aspect ratio bounds 
• A netlist 
• A fixed outline marking the chip size 
• Initial iteration value in each 
temperature for the SA process 
1 
Initialize the variables 
f 
Perform Simulated Annealing to find the 
solution for the floorplanning problem Increase the iteration value by the user-
with fixed-outline constraint defined step size 
fixed-boundaries? ^ ^ ^ ^ 
Yes 
I 
Return the floorplan solution 
Figure 3.10: The Flowchart of Test Two 
process as long as the temperature reaches the minimal no mat te r a feasible 
solution is generated or not, we will restart the process if the floorplan gener-
ated does not satisfy the fixed-outline constraint. Moreover, in each restart, 
the number of iteration in each temperature step is increased such tha t more 
time is allowed for the process to do searching so as to increase the probability 
of getting a feasible floorplan. In this part , 20 runs have been done for each 
test case. Fig. 3.10 shows the flowchart of this experiment. Our platform in 
this part is a 3.2GHz Intel Pentium 4 PC with 2GB RAM running in Fedora 
Core 3. 
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Table 3.10: Test Cases for Test Two 
Circuit Dimension Aspect Ratio Deadspace 
W xH (H/W) (%) 
nlOO 220 X 900 I m 10.31% 
255 X 775 3.04 10.10% 
315 X 625 1.98 9.68% 
445 X 445 i m 10.32% 
n200 220 x 880 4i)0 10.19% 
255 X 760 2.98 10.31% 
310 X 625 2.02 10.28% 
440 X 440 10.19% 
n300 275 x 1100 AM 10.74% 
315 X 955 3.03 10.12% 
390 X 770 1.97 9.93% 
5 5 � X 550 1.00 10.74% 
Table 3.11: Simulated Annealing Setting for Test Two 
Circuit Init Iter Step Size 
II100 ^ 5 
n200— 100 10 
n300 150 10 
Table 3.10 shows the test cases we use for this section's experiment. We use 
the largest three circuits available in GSRC benchmark - nlOO, n200 and n300. 
We will try with four different aspect ratio - 1，2, 3 and 4. The deadspace is 
set at 10%. 
To increase the probability of finding a feasible solution, instead of keeping 
the runtime for each re-run unchanged, we will allow the floorplanning process 
to run a little bit longer in the simulated annealing process. We will increase 
the runtime by increasing the number of iterations in each temperature during 
the annealing process. Table 3.11 shows the initial iteration values as well as 
the step size to increment the iteration number for each re-run. 
Table 3.12 shows the experimental results. The column "Avg. Time" 
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calculates the average time needed to generate a feasible solution. The column 
"Avg. Trial" evaluates the average number of runs needed to obtain a feasible 
solution. If it equals to 1, it means tha t no re-run is needed for generating the 
floorplan. The results show that the usage of predictive rating can reduce the 
number of trials in each run and hence decrease the Avg. Time. Nevertheless, 
for circuits with lower aspect ratio, the reduction in the number of runs cannot 
compensate the overhead imposed by the predictive rating scheme. We can 
see tha t the usage of predictive rating works well with the fixed-outline with 
a higher aspect ratio. 
Table 3.12: Results for Test Two - Runtime 
Circuit Dimension Traditional Floorplanner Floorplanrier with PR 
W X H Avg. Time Avg. Trial Avg. Time Avg. Trial 
nlOO 220 X 900 579.09 14.75 300.69 11.25 
255 X 775 207.42 8.9 141.88 6.3 
315 X 625 112.84 4.1 60.20 3.05 
445 X 445 24.78 21.55 1.2 
n200 220 x 880 2160.74 11.65 2078.62 10^ 
255 X 760 1245.81 7.65 1081.90 6.5 
310 X 625 516.07 3.65 547.26 3.3 
440 X 440 175.91 M 210.70 1.5 
n300 275 x 1100 10935.80 15A 10133.26 
315 x 955 6797.68 11.6 6016.25 10.85 
390 X 770 5170.55 7.2 5035.49 6.65 
550 X 550 770.95 1.9 635.49 1.5 
To further illustrate the eiiect, Table 3.13 shows the ratio in ruiitiine in 
each of the test case. The ratio is used to compare the Avg. Time between 
the two floorplanners. It shows tha t our method can reduce � 1 4 % of Avg. 
Time in the test cases we used. 
Similar to Test One, we have tried different configurations for predictive 
rating evaluation in Test Two. As Parquet does not provide similar options 
to the flow of this test, we can only perform the "Outline" and “Actual Dim，’ 
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3.6. CONCLUSION 
Table 3.13: Results for Test Two - Ratio 
Circuit Dimension Traditional Floor planer Floorplaiirier with PR 
W X H Time Ratio Time Ratio 
nlOO 220 X 900 T m ( T ^ 
255 X 775 1.00 0.68 
315 X 625 1.00 0.53 
445 X 445 
n200 220 x 880 L ^ ^ 
255 X 760 1.00 0.87 
310 x 625 1.00 1.06 
440 X 440 i m 
n 3 0 0 2 7 5 x 1100 hOO ^ 
315 X 955 1.00 0.89 
390 X 770 1.00 0.97 
550 X 550 
Average 一 1.00 “ 0.86 
approaches. Table 3.14 and 3.13 compare the runtime and runtime ratio of 
using different predictive rating configurations. Experimental results show 
tha t in general predictive rating using square-shaped out-performed the other 
two matrices used. 
3.6 Conclusion 
We have proposed a predictive rating scheme used for evaluating the feasibility 
of a certain packing to generate a valid floorplan satisfying a fixed-outline 
constraint, based on the square-shaped floorplan generated by the packing. 
Experimental results show that using the predictive rating will increase the 
successful rate in generating a floorplan with a tradeoff of 8-15% runtime, 
caused by the computation of the value. Results also show that the usage of 
predictive rating in floorplanning will work more efficiently for fixed-outline 
with higher aspect ratio. 
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3.6. CONCLUSION 
Table 3.14: Resul ts for Test Two - Runt ime (Compar ing with different approaches 
used in predictive rat ing) 
Circuit Dimension With PR Outline Actual Dim 
W X H Avg. Time Avg. Trial ~Xvg. Time Avg. Trial Avg. Time Avg. Trial 
nlOO 220 X 900 300.69 f T ^ 4 0 ^ KTZ 354.58 12Jj 
255 X 775 141.88 6.3 188.73 7.65 188.13 7.8 
315 x 625 60.20 3.05 70.64 3.4 61.98 3.1 
4 4 5 X 4 4 5 2 1 . 5 5 2 6 . 1 0 l A 2 6 . 6 4 1 . 4 5 
n200 220 x 880 2078.62 lOQ 2395.77 f O 2234.29 11.45 
255 X 760 1081.90 6.5 1430.50 7.85 1173.51 7 
3 1 0 X 6 2 5 5 4 7 . 2 6 3 . 3 5 9 5 . 2 1 3 . 8 5 5 8 6 . 3 8 3 . 9 
4 4 0 X 4 4 0 2 1 0 . 7 0 1 9 1 . 4 7 l A 2 3 0 . 2 5 1 . 7 
i i 3 0 0 2 7 5 X 1 1 0 0 1 0 1 3 3 . 2 6 9 7 7 4 . 3 4 I K ! 9 9 4 4 . 1 8 I b ^ 
315 X 955 6016.25 10.85 6342.48 10.9 6358.20 11.3 
3 9 0 X 7 7 0 5 0 3 5 . 4 9 6 . 6 5 3 2 8 1 . 0 3 6 . 4 5 3 7 5 8 . 0 5 7 . 7 
5 5 0 X 5 5 0 6 3 5 . 4 9 1 . 5 6 2 2 . 7 4 1 . 4 5 6 4 1 . 6 2 1 . 5 5 
• End of chapter. 
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3.6. CONCLUSION 
Table 3.15: Resul ts for Test Two - Rat io (Comparing with different approaches used 
in predictive rat ing) 
Circuit Dimension Traditional With PR Outline Actual Dim 
W x H Time Ratio Time Ratio Time Ratio Time Ratio 
nlOO 220 X 900 U ^ O ^ OTfl M l 
255 X 775 1.00 0.68 0.91 0.91 
315 X 625 1.00 0.53 0.63 0.55 
445 X 445 1.00 ( m 1.07 
n200 220 x 880 IXK) TTI O ^ 
255 X 760 1.00 0.87 1.15 0.94 
310 X 625 1.00 1.06 1.15 1.14 
440 X 440 1.00 V ^ i m 1.31 
n300 275 x 1100 LOO ^ O ^ M l 
315 X 955 1.00 0.89 0.93 0.94 
390 X 770 1.00 0.97 0.63 0.73 
550 X 550 1.00 0.82 ( m 0.83 




In this work, we studied the problem of floorplanning with fixed-outline con-
straints. We have conducted an comprehensive study on the various ap-
proaches used to handle the problem, including adding different factors in 
the cost function to direct the simulated annealing process towards the fixed-
outline [1] [7] as well as the evolutionary search algorithm used for handling 
the fixed-outline [14 . 
We have proposed a new factor adding into the cost function for handling 
the fixed-outline constraint - a predictive rating scheme. This rating is gener-
ated based on the squared-shaped floorplan of the evaluated packing and it is 
thus independent of the dimensions of the blocks. It is targeted tx) generate 
a value to indicate the possibility of the packing instance is feasible in the 
given fixed boundaries. We suggested that it should consist of three factors -
area, dimension together with the aspect ratio of the square-shaped floorplan. 
To verify its effectiveness, we have also embedded it into a traditional floor-
planner using sequence pair representation [19] to see how it will affect the 
floorplanning result. 
Experimental results show that our predictive rating provides a promising 
accuracy in identifying the feasibility packings in smaller circuits. In test 
one, we found that the successful rate will be improved with the expense of 
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8%-15% runtime for the iinpleinentation of predictive rating due to the extra 
computation for the rate. Nevertheless, in generate, the increase in successful 
rate can override the longer runtime imposed by the use of predictive rating. 
Further testing in test two illustrates that the predictive scheme can save on 
average 14% of runtime in generating a feasible solution for larger circuits. 
We also found that the predictive rating works better in situations that the 
fixed-outline has a larger aspect ratio. 
• End of chapter. 
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